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Employing Gaz03(Gd203) as gate dielectric on GaAs, prepared in a multi-chamber MBE system, has 
resulted in a low interfacial density of states (DJ El]. Both inversion channel GaAs MOSFET and 
depletion-mode GaAs MOSFET with negligible drain current hysteresis and drift have been demonstrated 
121, [3]. Unlike the mature Si MOSFET process in which the gate dielectric of Si02 is covered with poly- 
Si prior to device processing, the gate oxide of the GaAs MOSFET has been subjected to photoresists, 
solvents, water, and air before metallization, and as a consequence, contamination of the gate oxide is 
inevitable. Here, we studied the effects of gate oxide clean and etch before metalization on the DC and 
RF characteristics of D-mode GaAs MOSFET with Gaz0,(Gd203) as gate dielectric. 
The GaAs MOSFET devices employed 1768, Ga203(Gd203) as gate 'dielectric and 7508, Si-doped 
(4E17~m.~) GaAs as the channel. The GaAs was grown in a GaAs-based solid source MBE chamber and 
was transferred in-situ (under UHV of 10." torr) to an arsenic-free chamber for the oxide deposition. The 
2" wafer was processed through steps of alignment mark, isolation, ohmic contact, and gate 
photolithography, and then cut into quarters for different treatments before gate metallization. On quarter- 
A (Q-A), TiiAu was directly deposited as gate metal, while quarter-B (Q-B) was cleaned and etched with 
dilute HC1 before TUAu deposition. The etch process is intended to remove the top 50-1008, of 
Ga203(Gd203) which may have been contaminated due to exposure to the prior process steps. As a result, 
the gate-drain MOS diode leakage current increased from 3E-12 Aimm to 1E-8 A/mm at Vgd=+3V for 
devices with gate length of 0.85pm. The higher leakage current is consistent with the oxide thickness 
reduction from 176A to 748, measured by C-V techniques. 
Fig.1 and Fig.2 show the DC I-V characteristics of device-A and device-B, which are the representative 
devices made from Q-A and Q-B, respectively, with Lg=O.85pm and Wg-200pm. Device-A (un-etched) 
could not be pinched off even with Vgs=-SV, and the peak G,,, is 20 mS/mm. Device-B (etched) could be 
easily pinched off at only Vgs=2V and the peak G, is significantly improved to 100 mS/mm. Moreover, 
while the hysteresis in the drain current versus gate voltage is large in device-A, that in device-B is 
negligible as shown in Fig.3. The same hysteresis behavior is observed in the C-V measurement of the 
gate-drain MOS diodes for both devices at 1 MHz. 
The gate length dependence of Ft for GaAs MOSFET devices made from Q-A(un-etched)) and Q-B 
(etched) is compared in Fig. 4. Note that the Ft of devices made from Q-B is consistently up to 45% 
higher than that of the devices made from Q-A, with Fl-12.4 GHz for device-B and Fl-6.7 GHz for 
device-A. The maximum available power gain showed the same correlation. 
Additional experiments demonstrated that, irrespective of the gate oxide thickness from 100 8, to 3008,, 
GaAs MOSFET fabricated without pre-gate metal clean and etch always showed low Gm, no pinch off, 
strong hysteresis and inferior RF performance. Therefore, we conclude that the reduced gate oxide 
thickness by HC1 etch is not the major factor that improves the DC and RF performance of the MOSFET 
devices, but rather the high quality metalioxide interface which consists of a clean oxide surface and an 
uncontaminated gate oxide. This conclusion is also supported by the drain current waveform study over 
frequency. It is demonstrated that device-A (un-etched) can he pinched off when the input pulse at the 
gate terminal is faster than 50 Hz, and the pinch off voltage is reduced to -1.5V at 1 MHz. However, 
device8 (etched) showed only very little difference in pinch off voltage from DC to 1 MHz. This 
demonstrates that the clean and etch process before gate metalization eliminated most of either the slow 
mobile charges in the contaminated oxide or the slow states in the vicinity of the metalioxide interface. 
[l] M. Hong et al, J. Vac. Sci. Technol. B, 14,2297, 1996. 
[2] F. Ren et al, IEDM Technical Digest, p.943, (1996), and Solid State Electronics, 41 ( l l ) ,  1751, (1997). 
[3] Y. C. Wang et al, IEDM Technical Digest, pp. 67-70, (1998), and Electron Dev. Lett., 20,457, (1999). 
0-7803-7581-5/02/$17.00 @2002 IEEE 187 
DC I-V of device-A =-I 
150 
z $ 100 
3 
so 
OY J I  
31 
0 1 2 
200 
150 - 
E 
E 2 100 
v1 
9 
50 
0 
0 
DC I-V of device-B 
1 2 
Vds(V) 
Fig.1: DC I-V curves of Device-A, L~0.85 
p, Wg=200pn. The thickness of gate oxide 
is 176A. The gate oxide exposed to prior 
process steps is not etched in this sample. The 
DC I-V and transfer curves showed low Gm, 
no pinch-off, and strong Ids hysteresis. 
Fig.2: DC I-V curves of Device-B, Lg=0.85 
pn, Wg=200~m. The top - 100 A gate oxide 
was etched away by HC1 before gate 
metalization. The gate oxide thickness is 74A 
as measured by C-V. Note the improved Gm, 
good pinch-off. 
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Fig.3: DC Ids hysteresis of device-A and 
device-B. Vds=2.OV. Note the significantly 
improved Gm, pinch-off behavior, and 
negligible Ids hysteresis for device8 
compared with that of device-A, indicating 
that removal of the top - 100 A gate oxide by 
HCI etch is essential to improve the device 
DC performance. 
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Fig.4 Gate length dependence of maximum unity 
current gain cut-off frequency (Ft) of devices 
made from quarter-A and quarter-B. Vds=2.0V. 
The peak Ft plotted in this figure is measured at 
the optimum gate bias. Note the significantly 
improved Ft for devices made from quarter-B 
with the top - 100 8, gate oxide etched by HCL. 
